

Lesson Plan

Discipline : **Computer Engg.**
Semester : **3rd**
Subject : **DigitalElectronics**
LessonPlanDuration: **16 weeks**

Workload(Lecture/Practical)perweek(inhours):Lectures—03,Practical—03

Week	Theory		Practical	
	Lecture Day	Topic(IncludingAssignment/Test	Practical Day	Topic
1 st	1	Introduction	1 st	Verification and interpretationof truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and ExclusiveNOR (EXNOR)gates
	2	Distinctionbetweenanaloganddigital signal.		
	3	Applicationsandadvantagesofdigital signals		
2 nd	4	Assignment	2 nd	Verification and interpretationof truth tables for AND, OR, NOT NAND, NOR and Exclusive OR (EXOR) and ExclusiveNOR (EXNOR)gates
	5	Binary		
	6	octalandhexadecimalnumbersystem		
3 rd	7	conversion from decimal and hexadecimaltobinaryandvice-versa	3 rd	Realisationoflogic functions with the help of NAND or NOR gates
	8	Binary addition and subtraction includingbinarypoints.1'sand2's complement method of addition/subtraction.		
	9	Assignment		
4 th	10	Conceptofcode,weightedandnoweighted codes	4 th	To design a half adder using XOR and NAND gates andverificationof its operation
	11	examplesof8421,BCD,excess-3and Gray code		
	12	Conceptofparity,singleanddouble parity and error detection		
5 th	13	Assignment	5 th	Constructionofa fulladdercircuit
	14	Conceptofnegativeandpositivelogic		

	15	Definition, symbols and truth tables of NOT, AND, OR, NAND, NOR, EXOR Gates		using XOR and NAND gates and verify its operation
6 th	16	NAND and NOR as universal gates	6 th	Revision of Experiments
	17	Introduction to TTL and CMOS logic families		
	18	Assignment		
7 th	19	Logic Simplification	7 th	Revision of Experiments
	20	Postulates of Boolean algebra, De Morgan's Theorems		
	21	Implementation of Boolean (logic) equation with gates		
8 th	22	Assignment	8 th	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch, D flip-flop, JK flip-flops).
	23	Half adder and Full adder circuit		
	24	design and implementation		
9 th	25	Decoders, Multiplexers, Multiplexers and Encoder	9 th	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip-flops (At least one IC each of D latch, D flip-flop, JK flip-flops).
	26	Four bit decoder circuits for 7 segment display and decoder/driver ICs		
	27	Basic functions and block diagram of MUX and DEMUX with different ICs		
10 th	28	Basic functions and block diagram of Encoder	10 th	Revision of Experiments
	29	Assignment		
	30	Concept and types of latch with their working and applications		
11 th	31	Operation using waveforms and truth tables of RS, T, D, Master/Slave JK flip flops	11 th	Verification of truth table for encoder and decoder ICs, Mux and DeMux
	32	Difference between a latch and a flip flop		
	33	Introduction to Asynchronous and Synchronous counters		

12 th	34	Binary counters	12 th	To design a 4 bit SISO, SIPO, PISO, PIPO shift registers using JK/D flipflops and verification of their operation
	35	Divide by N ripple counters		
	36	Decade counter		
13 th	37	Ring counter	13 th	Revision of Experiments
	38	Assignment		
	39	Introduction and basic concepts including shift left and shift right		
14 th	40	serial in serial out, parallel in serial out parallel in parallel out parallel in parallel out Universal shift register	14 th	To design a 4 bit ring counter and verify its operation.
	41	Working principle of A/D and D/A converters		
	42	Stair step Ramp A/D converter, Dual Slope A/D converter		
15 th	43	Successive Approximation A/D Converter	15 th	Use of Asynchronous Counter ICs (7490 or 7493)
	44	Binary Weighted D/A converter		
	45	R/2R ladder D/A converter, Applications of A/D and D/A converter		
16 th	46	Memory organization, classification of semiconductor memories (RAM, ROM, PROM, EPROM, and EEPROM)	16 th	Revision of Experiments
	47	static and dynamic RAM		
	48	introduction to 74181 ALU IC		