Lesson Plan

Discipline Computer Engg. : Semester 3rd : Subject DigitalElectronics : 16 weeks LessonPlanDuration:

Workload(Lecture/Practical)perweek(inhours):Lectures-03,Practical-03

		Theory		Practical
Week	Lecture Day	Topic(IncludingAssignment/Test	Practical Day	Торіс
	1	Introduction	1st	Verification and
	2	Distinctionbetweenanaloganddigital		interpretationof
		signal.		truth tables for
	3	Applicationsandadvantagesofdigital signals		AND, OR, NOT
1 st				NAND, NOR and
				Exclusive OR
				(EXOR) and
				ExclusiveNOR
				(EXNOR)gates
	4	Assignment		Verification and
	5	Binary		interpretationof
			2 nd	
2nd	6			NAND NOP and
Δ		octalandhexadecimalnumbersystem		Fyclusive OR
				(EXOR) and
				ExclusiveNOR
				(EXNOR)gates
	7	conversion from decimal and	3rd	
	/	hexadecimaltobinaryandvice-versa		
	8	Binary addition and subtraction		Realisationoflogic
3 rd		includingbinarypoints.1'sand2's		functions with the
5		complement method of		help of NAND or
		addition/subtraction.		NOR gates
	g	Assignment		
	,	Concentofcode weightedandnoweighted		
4 th	10	codes	4th	To design a half
	11	examplesof8421,BCD,excess-3and Gray		adder using XOR
		code		and NAND gates
	12	Conceptofparity, singleand double parity		andverificationof
		and error detection		its operation
5 th	13	Assignment	5 th	Constructionofa
	14	Conceptofnegativeandpositivelogic		fulladdercircuit
			1	

	15	Definition,symbolsandtruthtablesof NOT,AND,OR,NAND,NOR,EXORGates		using XOR and NANDgatesand verify its operation
	16	NANDandNORasuniversalgates	6 th	Revision of Experiments
6 th	17	IntroductiontoTTLandCMOSlogic families		
	18	Assignment		
	19	LogicSimplification		Revision of Experiments
7 th	20	Postulates of Boolean algebra, De Morgan's Theorems	7 th	
	21	Implementation of Boolean (logic) equation with gates		
	22	Assignment		Verificationoftruth table for positive edge triggered, negative edge triggered, level triggered IC flip- flops (At least one ICeachofDlatch,D flip-flop,JKflip- flops).
	23	HalfadderandFulladdercircuit		
8 th	24	designandimplementation	8 th	
9th	25	Decoders, Multiplexers, Multiplexers and Encoder	9th	Verification of truth table for positive edge triggered, negative edge triggered, level triggered IC flip- flops(AtleastoneIC each of D latch, D flip-flop, JK flip- flops).
	26	Four bit decoder circuits for 7 segment display and decoder/driver ICs		
	27	Basicfunctionsandblockdiagramof MUX and DEMUX with different ICs		
10 th	28	Basicfunctionsandblockdiagramof Encoder	10 th	Revision of Experiments
	29	Assignment		
	30	Conceptandtypesoflatchwiththeir working and applications		
11 th	31	Operationusingwaveformsandtruth tablesofRS,T,D,Master/SlaveJKflip flops	11 th	Verificationoftruth table for encoder and decoder ICs, Mux and DeMux
	32	Differencebetweenalatchandaflip flop		
	33	Introduction to Asynchronous and Synchronouscounters		

12 th	34	Binarycounters	12 th	Todesigna4bit
	35	DividebyNripplecounters		SISO,SIPO,PISO,
	36	Decade counter		PIPO shiftregisters usingJK/Dflipflops and verification of their operation
13 th	37	Ringcounter	13 th	Revision of Experiments
	38	Assignment		
	39	Introduction and basic concepts including shift left and shift right		
14 th	40	serialinserialout,parallelinserialout parallel in parallel out parallelin parallel out Universal shift register	14 th	To design a 4 bit ring counter and verifyitsoperation.
	41	WorkingprincipleofA/DandD/A converters		
	42	StairstepRampA/Dconverter,Dual SlopeA/Dconverter		
15 th	43	Successive Approximation A/D Converter	15 th	Use of Asynchronous CounterICs(7490 or7493)
	44	BinaryWeightedD/Aconverter		
	45	R/2R ladder D/A converter, Applications of A/D and D/A converter		
16 th	46	Memoryorganization,classificationof semiconductormemories(RAM,ROM, PROM, EPROM, and EEPROM)	16 th	Revision of Experiments
	47	staticanddynamicKAM		
	48	Introductionto/4181ALUIC		